Abstract-Switching loss has to be reduced in order to improve converter's performance and efficiency. In high switching frequency, the effect of the loss is much greater. The duty ratio, dead time and inductor value are the limiting parameters which bring implications on the switching loss and hence total gate drive loss. Using PSpice circuit simulator, the optimization of these parameters have been carried out and it is found that the duty ratio, dead time and resonant inductor value are 20 %, 15 ns and 9 nH respectively. The details for choosing these values are presented in this paper.
I. INTRODUCTION
N megahertz frequency converter design, resonant gate drive (RGD) circuit network is normally chosen due to its ability in resulting lower power loss, high efficiency and speed. The effect of RGD on overall performance of converter becomes more critical as frequency increases. Thus, there have been many RGD circuit introduced in the recent years to look for solutions in loss reduction, where most of them employed LC resonance configuration techniques [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] . At very high frequency (VHF), the effect of gate drive circuit on overall performance and efficiency of converter becomes critical. Further increase in frequency may cause power density to degrade, increase gate driving loss [12] and eventually this gives rise to many limitations in the converter circuit design when employing high power switching devices. Some reviews on high frequency converter design are summarized in [13] .
This paper is dedicated to analyze and optimize the power losses in the RGD circuit particularly in the diode-clamped configuration. In recent years, diode-clamped RGD circuit has been introduced and it is claimed to have full capability in recovering energy without high dissipation at the input source [14] . However, there are limitations in the RGD where the resonant inductor value used must adhere to certain factors. The implications of duty ratio, D, dead time, T D and resonant inductor, L r are essential in achieving high frequency gate drive operation. Design of these parameters may influence the switching losses in the circuit. In this work, a discrete high power MOSFET is chosen as a switch because it could operate up to 5 MHz [15] .
There are several types of losses in the RGD circuit such as conduction loss, gate drive loss and switching loss. Switching loss is the main contributor. Higher switching loss indicates higher heat dissipation, and hence may lead to circuit malfunction. Fig. 1 shows the diode-clamped RGD circuit where VP 1 and VP 2 are two separate pulse generators which provide complementary square wave periodic signals to both switch Q 1 and Q 2 respectively. The pulsating wave oscillates at 1 MHz switching frequency. By getting the pulses from VP 1 and VP 2 , Q 1 and Q 2 will produce waveforms as shown in Fig. 2 . When Q 1 is turned on, the inductor current, i Lr starts to develop. Switch Q 2 at this time is not conducting. Here, i Lr is charged to maximum value and so is V gs,S1 . This V gs,S1 increases exponentially and then is clamped to input source, V s of 12 V. The duration of the charging current depends on L r and the impedance, Z 0 being the time constant of the circuit. Once it is fully charged, i Lr starts to discharge to zero through body diode of Q 2 , L r , D 1 and back to V s . For a specified time given after Q 1 is turned off, Q 2 takes its turn to conduct. This specified time s known as dead time, T D . Then the previously clamped 12-V gs,S1 is discharged to zero. 
A. Effects of Duty Ratio, D
The summation of charging and discharging time of i Lr is used as a benchmark in determining the minimum range of D. As shown in Fig. 3 , the 200 ns pulse width out of 1 MHz switching frequency indicates a portion of 20 % turn-on from one cycle. Here, during the conduction of Q 1 , i Lr is charged to maximum. Then the discharging phase will commence only when i Lr is fully charged until it reaches back to zero. The discharged current of i Lr also requires a considerable amount of time before the turn-on sequence ends. This is known as the recovery time, t rec (1) where C in is the input capacitance of power MOSFET, S 1 and its duration is normally longer than the charging time.
The duration of charging is shorter due to ON resistive charging effects through gate and driver resistance. A faster recovery diode can be used to improve faster charging time and thus speed of the converter. VP 1 has to provide sufficient ON-time which will allow i Lr to flow without disruption. In the next sequence when Q 2 conducts, Q 1 is off.
The i Lr charging and discharging behavior of Q 2 are identical to Q 1 . However, the negative peak i Lr of Q 2 is slightly reduced. This is due to higher parasitic resistance gained in S 1 's C in during the switching transition. Increasing pulse width in VP 1 and VP 2 will increase D of V gs,S1 . On the other hand, reducing the pulse width too narrow may force discharged i Lr to oscillate at the end of turn-off transient in V gs,S1 . This consequently increases dissipation and gives rise to stress in the diode-clamped RGD circuit.
B. Effects of L r
In the resonant network, i Lr charges and discharges with respect to the applied pulse width of VP 1 and VP 2 . Thus, the gate terminals of Q 1 and Q 2 will draw current for a short duration of time which is used to fully charge the V gs,S1 . Here, i Lr is at maximum. The time taken for i Lr to reach maximum from zero is called the rise time, t rise (2) .
As L r value increases, the charging and discharging time of i Lr also increase. From Fig. 4 , there shows a limit in L r for the generation of V gs,S1 before i Lr starts to oscillate at turn-off. Using 200 ns pulse width, L r of 40 nH or below is chosen for T D of 15 ns. It is anticipated that when higher L r is used, i Lr will produce ringing and thus increase diode conduction loss. During the conduction of either Q 1 or Q 2 , i Lr increases exponentially to maximum either positive or negative peak value before discharging. The i Lr equation is given in (3) where R g is the total gate resistance in the diode-clamped RGD and this value is approximately between 1.3 Ω and 1.7 Ω. The time taken for i Lr to reach peak value is given in (4). The shorter the time, the faster the turn-on speed will be. The V gs,S1 is dependent on C in and the integral of i Lr as given in (5). 
During turn-on, the charging time of i Lr will represent the turn-on speed of the circuit as mentioned in (1) . Increasing L r will result in increasing turn-on time and hence leading to a slower speed. However, introducing a very small L r will reduce the transient response at the cost of limiting the operating current flow within the resonant tank. This eventually increases peak current of i Lr and consequently produces higher power loss.
So, L r has to be optimized in the tradeoffs between speed and switching losses. Switching loss is directly proportional to speed. In order to reduce switching loss, one option is to reduce the speed. However, this is not desirable in high frequency application. T D is also important in the optimization of switching losses. Having an optimized T D value between Q 1 and Q 2 conduction cycles, this can prevent shoot-through or cross conduction of signals and hence reduce the loss. Fig. 5 shows the relationship between L r and peak current of i Lr for different T D values ranging from 1 ns to 30 ns. For all T D s, it is found that the optimized value of L r is found to be around 9 nH. 
C. Effects of T D
A fixed dead time control technique is used due to its simplicity. T D can be easily set up to avoid shoot through or cross conduction between gates of Q 1 and Q 2 as they are conducting complementarily. Using the optimized L r of 9 nH, the i Lr of different T D values during turn-off phase are observed via simulation.
As shown in Fig. 6 , it is found that there are presence of ringing in i Lr which may cause variation in power losses at V gs,S1 at turn-off. It is also observed that when T D is set small, there are more ringing counts. On contrary, increasing T D can reduce this effect. However, if T D is applied too long, V gs,S1 will appear floating and hence this may give further rise to higher dissipation in the circuit.
In addition, the T D value can be determined from the tradeoff between speed and high power dissipation at turn-off. Referring to Fig. 7 , longer T D introduces higher ringing overshoot voltage. This pattern comes from the energy stored in the parasitic inductance when it is released across parasitic capacitance of S 1 . Thus, based on the design parameters, it is found that the optimized T D value is 15 nH, as shown in Fig. 8 . 
III. RESULTS & DISCUSSIONS
In diode-clamped RGD circuit, the charging and discharging of i Lr generates a resonant link between S 1 and V s . Comparing to the conventional totem-poled gate drive circuit, more energy could be saved. Generally, the switching loss in RGD circuit is high especially in the driving transistors Q 1 and Q 2 . This loss is usually caused by rapid switching transition of ON and OFF in the transistors. Where switching loss is a variable parameter that consistently changes with respect to variation in L r , T D and D, this can be reduced by adopting snubber network [18] [19] [20] .
By lowering the peak current of i Lr , this will lead to a faster turn-on speed. In this case, different L r and fixed t rise are applied, giving different peak current values. Consequently, the efficiency of the diode-clamped RGD circuit can be improved significantly. The power loss equations for driving switches 21 charge of S 1 and f s is the switching frequency. From simulation, the switching loss of Q 1 and Q 2 are dominant. By applying higher L r , this results in lower peak current and thus reduces switching loss.
Nevertheless, there will be an upper limit of L r where increasing it too high will force i Lr to generate high oscillation in the circuit. The switching loss in D 1 and D 2 is minimal. The V gs,S1 power loss is about one half (222 mW) of the switching loss in Q 1 (418.02 mW) and Q 2 (453.47 mW). Fig. 9 shows the distribution of switching loss in the diode-clamped RGD circuit. It is noticeable that the switching loss in transistors is high and dominant. Further studies on the application of snubber circuits are highly recommended. Both switching loss in diodes behave linearly as L r increases because more time required for i Lr to charge and discharge within the circuit and along the diode path. This adds to the oscillation of i Lr which contributes to the loss.
The average gate voltage of S 1 is found to be 222 mW, which makes up of 19.4 % out of total switching loss of 1145 mW at 9 nH with T D of 15 ns, D of 20 % and f s of 1 MHz. If the switching loss of Q 1 and Q 2 can be further reduced, this will eventually reduce more loss in S 1 . The diode-clamped RGD circuit will definitely be able to operate in higher switching frequency, together will proper T D control and thus reduce the stress of S 1 and operate with better efficiency.
IV. CONCLUSIONS
In the design of diode-clamped RGD circuit, reducing switching loss is vital. In megahertz frequency, the converter's performance and efficiency can easily be affected by high switching loss in the circuit. This paper discusses about the limiting parameters such as duty ratio, dead time and choice of inductor value which requires optimization and how these can bring implications on the switching loss in the circuit. Using PSpice circuit simulator, the optimization technique has been carried out and from the analyses, it is found that the duty ratio, dead time and resonant inductor are 20 %, 15 ns and 9 nH respectively. Consequently, the converter can optimize the total switching loss in the circuit and operate more efficiently in high frequency environment.
